



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Lukas P.P.P. van Ginneken

Title:

Timing Closure Methodology

Application No.:

10/828,547

Filing Date:

April 19, 2004

Examiner:

Siek, Vuthe

Group Art Unit:

2825

Docket No.:

MDAI.001US3

Conf. No.:

3884

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Pursuant to 37 C.F.R. §§ 1.56, 1.97 and 1.98, Applicant calls the documents listed on the enclosed Form PTO-1449 to the Examiner's attention in this patent application. Copies of the documents listed on the accompanying Form PTO-1449 are enclosed.

Citation of these documents shall not be construed as (1) an admission that the documents are prior art with respect to the invention or inventions claimed in this application, (2) a representation that a search has been made (other than as indicated by any cited document), or (3) an admission that the cited information is, or is considered to be, material to patentability as defined in § 1.56(b).

Application No.: 10/828,547

This information disclosure statement is submitted under 37 C.F.R. § 1.97(b) and consequently no fee should be required. The Commissioner is authorized, however, to charge any fee that may be required, or to credit any overpayment, against Deposit Account No. 502664. This form is being submitted in duplicate.

EXPRESS MAIL LABEL NO:

EV357277939US

Respectfully submitted,

August 31, 2005

Date

Reg. No.: 29,545

PARSONS HSUE & DE RUNTZ LLP

595 Market Street, Suite 1900

San Francisco, CA 94105

(415) 318-1160 (main)

(415) 318-1162 (direct)

(415) 693-0194 (fax)

Attorney Docket No.: MDAI.001US3 Express Mail No.: EV357277939US

Application No.: 10/828,547

Form	PTO-144
(Subs	tituta)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

Attorney Docket Number	Application/Patent Number
MDAI.001US3	10/828,547
Applicant/Patent Owner	
Lukas P.P.P. van Ginneken	
D'11: // D :	0 1.77 1

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)

Filing/Issue Date April 19, 2004 Group Art Unit 2825

Examiner				U.S. P	ATEN	ITS					_
Examiner Initial		Patent Number	Issue Date	Issue Date First Named Inventor		Class				Filing Date	
											
								-			
								-			
					<u></u>						
			U.S. PA	ATENT	PUBL	ICATION	IS				
Examiner Initial		Patent Application	on Publication Nu	mber	Pub	lication Date		Applicant			
			PENDING U	J.S. PAT	TENT.	APPLICA	TIONS				
Examiner Initial		Application	ı Number	Fil	ing Date				tition to punge?		
		· • • • • • • • • • • • • • • • • • • •	FOREIG	N PATI	ENT D	OCUMEN	NTS		<u>'</u>		
Examiner Initial		Document Numb	er Publication	on	Cou	ntry	Class	Sub	class	1	Trans- lation es No
ОТНЕ	R D	OCUMENTS (Inclu	ıde author (if an	y), title, p	oublishe	r and place of	of publication, dat	e and p	ertinen	t pag	es)
Examiner Initial		Author		Title Publication		Date					
	D	lpert, C. and A. evgan Alpert 1997A"]	"Wire Seg Improved Insertion"				June	: 199	7		
	С	amposano, Raul	"The Quar Challenge Physical a Design"	: Integra	ting	ISPD '97			1997	7	

Page 1 of 7

Application No.: 10/828,547

Chan, Vi Cuong and David M. Lewis ["Chan 1996"]	"Area-Speed Tradeoffs for Hierarchical Field- Programmable Gate Arrays"	ACM Symposium	1996
Chang, Shih-Chieh, Lukas P. P. P. van Ginneken and Malgorzata Marek- Sadowska	"Fast Boolean Optimization by Rewiring"	International Conference on Computer-Aided Design, 1996 (ICCAD '96),	November 10- 14, 1996
["Chang 1996"]		San Jose, CA	
Chang, Shih-Chieh	"Layout Driven Logic Synthesis for FPGAs"	31 ST ACM/IEEE Design Automation Conference	1994
Chen, Guangqiu	"An Iterative Gate Sizing Approach with Accurate Delay Evaluation"	Department of Electronics and Communication, Kyoto University	
Chen, Wei	"Gate Sizing with Controlled Displacement"	Department of Electrical Engineering –System University of Southern California, Los Angeles	
Chen, Wei	"Simultaneous Gate Sizing and Placement"	Department of Electrical Engineering – System University of Southern California, Los Angeles	
Chuang, Weitong	"Delay and Area Optimization for Compact Placement by Gate Resizing and Relocation"	Association for Computing Machinery	1994
Cong, Jason	"An Efficient Approach to Simultaneous Transistor and Interconnect Sizing"	Department of Computer Science University of California, Los Angeles	1996
Cong, Jason, Cheng-Kok Koh and Kwong-Shing Leung ["Cong 1996A"]	"Simultaneous Buffer and Wire Sizing for Performance and Power Optimization"	ISLPED	1996

Page 2 of 7

Application No.: 10/828,547

Cong, Jason, Lei He, Cheng-Kok Koh and Patrick H. Madden ["Cong 1996B"]	"Performance Optimization of VLSI Interconnect Layout"	Integration: the VLSI Journal (Vol. 21, No. 1-2)	1996
Cong, Jason, Lei He, Cheng-Kok Koh and Zhigang Pan ["Cong 1997"]	"Global Interconnect Sizing and Spacing with Consideration of Coupling Capacitance"	International Conference on Computer-Aided Design	1997
Dunlop, A. E., V. D. Agrawal, D. N. Deutsch, M. F. Juki, P. Kozak, and M. Wiesel ["Dunlop 1984"]	"Chip Layout Optimization Using Critical Path Weighting"	21st Design Automation Conference	1984
Grodstein, Joel, Eric Lehman, Heather Harkness, Bill Grundmann and Yosinatori Watanabe ["Grodstein 1995"]	"A Delay Model for Logic Synthesis of Continuously-Sized Networks"	International Conference on Computer-Aided Design (ICCAD '95) San Jose, California	November 5-9, 1995
Hojat, S. and P. Villanubia. ["Hojat 1997"]	"An Integrated Placement and Synthesis Approach for Timing Closure of Power PC Microprocessors"	1997 International Conference on Computer Design (ICCD '97) Austin, Texas	October 12-15, 1997
Jiang, Yi-Min	"Post-Layout Logic Restructuring for Performance Optimization"	34 th Design Automation Conference	1997
Kannan, Lalgudi	"A Methodology and Algorithms for P ost- Placement Delay Optimization"	31 st ACM/IEEE Design Automation Conference	1994
Keutzer, Kurt	"The Future of Logic Synthesis and Physical Design in Deep- Submicron Process Geometries"	ISPD '97	1997

Page 3 of 7

Application No.: 10/828,547

Lin, Shen, M Marek-Sadov and Ernest S. ["Lin 1990"]	vska Optimization in Kuh Standard-Cell Design"	27th Design Automation Conference	1990
Lou, Jinan	"Concurrent Logic Restructuring and Placement for Timing Closure"	Department of Electrocial Engineering – Systems University of Southern California, Los Angeles	
Mains, Rober Thomas A. M Lukas P. P. F Ginneken and Robert G. Da ["Mains 1994	flosher, v. van d the PowerPC Processor Family"	Proceedings, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1994 (ICCD '94)	October 10-12, 1994
Menezes, No	el "Simultaneous Gate and interconnect Sizing for Circuit-Level Delay Optimization"		1995
Murofushi, N	Masako "Layout Driven Re- Synthesis for Low Power Consumption LSI's"	34 th Design Automation Conference	1997
Neumann, In	gmar "Cell Replication and Redundancy Elimination During Placement for Cycle Time Optimization"	IEEE	1999
Otten, Ralph M. ["Otten 2000	Performance Planning:	Architecture Design and Validation Methods (Egon Borger, Ed.)	2000 (Springer-Verlag New York, Inc.)
Otten, Ralph M., Lukas P. van Ginneke Narendra V. ["Otten 1996	P. P. Speed: New Paradigms in Design Performance"	ICCAD 1996 Proceedings p. 700	November 10, 1996
Otten, Ralph M. ["Otten 1997	Architecture Design	Website information with description of courses for "9 th International School for Computer Science Researchers"	June 22-July 5, 1997

Page 4 of 7.

Application No.: 10/828,547

	Otten, Ralph H. J. M., Lukas P. P. P. van Ginneken ["Otten 1996A"]	"SPEED: new paradigms in design for performance"	Presentation Slides	November 13, 1996
	Pedram, Massoud and Bryan Preas ["Pedram 1989"]	"Interconnection Length Estimation for Optimized Standard Cell Layout"	International Conference on Computer Aided Design	1989
	Pedram, Massoud	"Logical-Physical Co- Design for Deep Submicron Circuits: Challenges and Solutions"	Department of Electrical Engineering – Systems University of Southern California	
	Pedram, Massoud	"Panel: Physical Design and Synthesis Merge or Die!"		
	Preas, Bryan T. and Michael J. Lorenzetti (Editors) ["Preas 1988"]		Physical Design Automation of VLSI Systems	1988 (© The Benjamin/Cumm ings Publishing Company, Inc.)
,	Rabaey, Jan M. ["Rabaey 1996"]		Digital Integrated Circuits: A Design Perspective	1996 (©Prentice Hall)
,	Sarabi, Andisheh	"A Comprehensive Approach to Logic Synthesis and Physical Design for Two- Dimensional Logic Arrays"	31 st ACM/IEEE Design Automation Conference	1994
	Sarrafzadeh, Majid and C. K. Wong ["Sarrafzadeh 1996"]		An Introduction to VLSI Physical Design	1996 (© McGraw-Hill)
	Sato, Koichi	"Post-Layout Optimization for Deep Submicron Design"	33 rd Design Automation Conference	1996
	Shah, Jatan	"Wiresizing with Buffer Placement and Sizing for Power-Delay Tradeoffs"	Department of Electrical and Computer Engineering Iowa State University	

Page 5 of 7

Application No.: 10/828,547

Singh, Ka and Alber Sangiovar Vincentell ["Singh 19	to nni- li	"A Heuristic Algorithm for the Fanout Problem"	27th Design Automation Conference	1990
Stenz, Gu	enter	"Timing Driven Placement In Interaction with Netlist Transformation"	ISPD '97	1997
Stok, Leon	n	"BooleDozer: Logic Synthesis for ASICs"	IBM	1996
Sutherland and Rober Sproull ["Sutherla		"Logical Effort: Designing for Speed on the Back of an Envelope"	Proceedings of the 1991 University of California, Santa Cruz Conference on Advanced Research in VLSI, Santa Cruz, CA	1991
Vaishnav,	Hirendu	"Minimizing the Routing Cost During Logic Extraction"	32 nd ACM/IEEE Design Automation Conference	1995
Vaishnav,	Hirendu	"Routability-Driven Fanout Optimization"	30 th ACM/IEEE Design Automation Conference	1993
van Ginne Lukas P. I ["van Gin 1990A"]	P. P .	"Buffer Placement in Distributed RC-tree Networks for Minimal Elmore Delay"	International Symposium on Circuits and Systems, 1990	May 1-3, 1990
van Ginne Lukas ["van Gin 1996"]		Embedded Tutorial: "Speed: New Paradigms In Design For Performance"	ICCAD Advance Program p. 45	September 26, 1996
Venkat, K ["Venkat		"Generalized Delay Optimization of Resistive Interconnections Through an Extension of Logical Effort"	International Symposium on Circuits and Systems, 1993 (ISCAS '93)	May 3-6, 1993
Weste, Ne and Kamr Eshraghia	an n		Principles of CMOS VLSI Design: A Systems Perspective (Second Edition)	1993 Addison- Wesley Pub. Co. (©1992 AT& T)

Page 6 of 7

Application No.: 10/828,547 Attorney Docket No.: MDAI.001US3 Express Mail Label No.: EV357277939US

	District Court for the Northern District of California	Claim Construction of United States Patent Nos. 6,453,446, 6,725,438 and 6,378,114			
Examiner			Date Conside	red	
		ed, whether or not citation is in conf copy of this form with next commu			hrough citation if not in
		ubmitted in prior application SN /	, filed , filed		d on under 35 USC §120. d on under 35 USC §120.
*2 = Copy no	ot submitted because it was su	ibmitted in prior application SN /	, filed	, 20 , relie	d on under 35 USC §120

SF1:599560.1

Page 7 of 7

Application No.: 10/828,547